**FIG.-1**




FIG.\_2




FIG.-3





FIG.\_4



**FIG.\_5**




FIG.\_6






FIG.\_7



***FIG.\_8***



**FIG.\_9**

FIG.-10





FIG. 11







FIG.\_ 12

REGISTER ARRAY

COMPUTATION STACK

**FIG.\_13**




FIG.\_14




FIG.\_15




FIG.\_16






FIG.\_18


18/484918



**FIG.\_17**



**FIG.\_19**

**FIG.\_20**




FIG.-21




FIG. 22




FIG. 23